- Portals
-
-
Vancouver, British Columbia, Canada
-
Vancouver, British Columbia, Canada
-
- Categories
- Data analysis Electrical engineering Biotechnology Market research Hardware
Skills
Achievements
Latest feedback
Team feedback
Team feedback
Team feedback
Recent projects
Hardware Development for Wearable Electronic in Beauty
We are an early-stage startup focused on developing wearable technologies for beauty, currently looking to launch two products: (1) a customizable necklace and (2) press-on nails with LEDs powered through RFID. Customizable eInk necklace: We have developed a basic PCB prototype that requires further optimization. Students will receive all the documentation from the current prototype and will be asked to optimize the system so it can receive the images through NFC at a much faster rate. LED press-on nails powered with RFID: We are looking to develop active RFID bracelets that can light up the NFC-powered LEDs on our press-on nails. The bracelets would have an on/off/intermittent mode and a rechargeable battery. The range of the RFID should be sufficient to reach the fingernails. Alternative versions to the bracelets, such as rings, can be considered based on a study of the range and power of the RFID signal. * NDA's and waivers will be required from the interns undertaking this project.
Coding Project for a Language School
To help get Lingobility's coding projects up and running.
Coding Project Team Co-Lead
The main goal of this project is to help oversee Lingobility's coding projects and co-lead our other interns through them.
Work experience
Master of Applied Science
University of Toronto
Toronto, Ontario, Canada
June 2017 - December 2019
➢Trained an SVM image classification algorithm on OCT volumetric images in MATLAB that can differentiate between three brain regions in rats with 75% accuracy
➢Improved the image acquisition speed by 10-fold through efficiently utilizing RAM resources with a combination of C++ and MATLAB codes
➢Characterized the optical performance of the endoscopic system, including its resolution and depth of field
Analog Layout Engineer
Advanced Micro Devices
Toronto, Ontario, Canada
April 2015 - August 2016
 Floorplanned and layout a ring oscillator IP from the transistor-level to the 6th metal layer on 14nm tech node using the Cadence software
 Collaborated with circuit designers to reduce the parasitic resistance and improve the EMIR performance of the power and signal routings of an IP to reach production quality
 Mentored four interns with well-documented educational materials/assignments and weekly meetings, guiding them in completing their first project